

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/775,908 02/10/2004		02/10/2004	Leonard Forbes	400.272US01 1212		
27073	7590 01/26/2006			EXAMINER		
LEFFERT J	AY & P	OLGLAZE, P.A.	но, т	HO, TU TU V		
P.O. BOX 58	1009	•				
MINNEAPO	LIS, MN	55458-1009	ART UNIT	PAPER NUMBER		
	·			2818		

DATE MAILED: 01/26/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

					<u></u>			
		Applic	cation No.	Applicant(s)	•			
		10/77	5,908	FORBES, LEONARD				
	Office Action Summary	Exam	iner	Art Unit				
		Tu-Tu		2818				
Period fo	The MAILING DATE of this communi or Reply	cation appears on	the cover sheet	with the correspondence address	SS			
THE - Exte after - If the - If NO - Failt Any	ORTENED STATUTORY PERIOD FO MAILING DATE OF THIS COMMUNIO Insions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this commi- e period for reply specified above is less than thirty (30 o period for reply is specified above, the maximum sta- ure to reply within the set or extended period for reply reply received by the Office later than three months at ed patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In n unication. )) days, a reply within the tutory period will apply a will, by statute, cause the	e statutory minimum of the statutory minimum o	a reply be timely filed  nirty (30) days will be considered timely.  DNTHS from the mailing date of this common ABANDONED (35 U.S.C. § 133).	unication.			
Status								
1) 又	Responsive to communication(s) file	d on <i>11 January 2</i>	2006.					
2a)□	,	b) This action						
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
5)□ 6)⊠ 7)□	Claim(s) <u>1 and 35-44</u> is/are pending 4a) Of the above claim(s) is/are Claim(s) is/are allowed.  Claim(s) <u>1 and 35-44</u> is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restrict	e withdrawn from	consideration.					
Applicat	ion Papers							
10)⊠	The specification is objected to by the The drawing(s) filed on 10 February 2 Applicant may not request that any object Replacement drawing sheet(s) including The oath or declaration is objected to	2004 is/are: a)⊠ tion to the drawing the correction is re	(s) be held in abey quired if the drawir	ance. See 37 CFR 1.85(a).  g(s) is objected to. See 37 CFR 1	I.121(d).			
Priority (	under 35 U.S.C. § 119							
a)	Acknowledgment is made of a claim f  All b) Some * c) None of:  1. Certified copies of the priority of  2. Certified copies of the priority of  3. Copies of the certified copies of application from the Internation  See the attached detailed Office action	documents have I documents have I of the priority documal Bureau (PCT	been received. been received in uments have bee Rule 17.2(a)).	Application No n received in this National Sta	ge			
Attachmen			_					
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (P	TO-948)		v Summary (PTO-413) o(s)/Mail Date				
3) 🛛 Infor	mation Disclosure Statement(s) (PTO-1449 or ler No(s)/Mail Date			f Informal Patent Application (PTO-15	2)			

#### **DETAILED ACTION**

## Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 01/11/2006 has been entered.

## Claim Rejections - 35 USC § 102

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

2. Claims 1, 35, and 37-40 are rejected under 35 U.S.C. 102(b) as being anticipated by Choi et al. U.S. Patent Application Publication 20030153151 (hereinafter the '151 reference).

Referring to **claim 1**, the reference discloses an NROM memory transistor (paragraph [0037], nitride-based "read only memory") comprising:

a substrate (11, Figs. 1-5, particularly Fig. 1) having a plurality of source/drain regions (13/15), the source/drain regions having a different conductivity type than the remainder of the substrate (paragraph [0030]);

a nanolaminate gate dielectric (23/27/21) formed on top of the substrate substantially between the plurality of source/drain regions, the gate dielectric composed of oxide-nitride- $HfO_2$  (silicon oxide – silicon nitride – hafnium oxide  $HfO_2$ , paragraphs [0031] and [0046]); and

a control gate (17) formed on top of the gate dielectric.

Referring to claims 35 and 37, the reference further discloses that the plurality of source/drain regions are comprised of an n+ type doped silicon in the p-type silicon (paragraph [0030]).

Referring to claims 38-40, the limitations "fabricated using atomic layer deposition", "fabricated using an evaporation technique", and "fabricated using a combination of an atomic layer deposition and an evaporation technique" in the limitations "wherein the nanolaminate gate dielectric is fabricated using atomic layer deposition", "wherein the nanolaminate gate dielectric is fabricated using an evaporation technique", and "wherein the nanolaminate gate dielectric is fabricated using a combination of an atomic layer deposition and an evaporation technique" are taken to be product-by-process limitations and considered non-limitation in the product claims (MPEP 2112.01 and MPEP 2113). Specifically, in the instant case, characteristics of the claimed nanolaminate gate dielectric have not been positively established.

## Claim Rejections - 35 USC § 103

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

3. Claims 36 and 41-44 are rejected under 35 U.S.C. §103(a) as being unpatentable over Choi et al. U.S. Patent Application Publication 20030153151 (the '151 reference).

Referring to claims 41 and 44, the '151 reference discloses an NROM memory transistor as claimed and as detailed above for claim 1, but does not teach that the NROM memory transistor could be formed as a memory array including an array of the NROM memory

transistors, and further does not teach that the memory array could be used in an electronic system including a processor and a memory device. However, as the reference also does not exclude such usage, such utilization of the NROM memory transistor in an array and eventually in an electronic system would have been obvious to one of ordinary skill in the art at the time the invention was made.

Referring to claim 43, the reference further discloses that the substrate is silicon (paragraph [0030]). Referring to claims 36 and 43, although the reference does not disclose that the control gate is a polysilicon material, at the time the invention was made, polysilicon material and a material including a metal were two known and available materials to form control gates; therefore, selecting such known and available materials would have been obvious to one of ordinary skill in the art.

Referring to **claim 42**, the reference further discloses that the pair of source/drain regions are n+ doped regions in a p-type substrate (paragraph [0030]).

### Conclusion

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tu-Tu Ho whose telephone number is (571) 272-1778. The examiner can normally be reached on 6:30 am - 5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, DAVID NELMS can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/775,908 Page 5

Art Unit: 2818

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tu-Tu Ho

January 20, 2006